I. INTRODUCTION S the chip integration advances toward the VLSIAJLSI
A integrated systems, on-chip analog-digital interfaces are essential. One of the key technologies in analog-digital interfaces design is the low-cost and high-performance analogdigital data conversion, especially the high-resolution analogto-digital (ND) conversion. High-resolution A/D converters are required in many applications, such as scientific and medical instruments, process control, digital audio, and so on.
To realize them, the switched-capacitor (SC) technique has been widely used because the matching accuracy of capacitors is superior to that of resistors. In these SC A/D converters, the errors caused by the offset voltage of operational amplifiers (op-amps) can be easily reduced by a factor of l/Au, where A,, is the finite op-amp gain. Therefore, the accuracy of the A/D converters is limited mainly by the matching accuracy of capacitors, the finite-gain effect of op-amps, and the switching noise. However, it is usually difficult to achieve both requirements of high capacitor matching accuracy and high op-amp gain in the design of high-resolution SC A/D converters.
To alleviate the above mentioned limitations, some circuit technologies have been proposed to reduce the requirement of precision components in the A D converters. One approach is to adopt the self-calibration method [1]- [4] which uses digital methods to memorize and eliminate the capacitor's ratio errors in a binary-weighted capacitor array. Although this method can obtain a very high conversion resolution, it needs more complicated calibration cycles, control logic, and digital memories, which significantly increase chip area. The second approach uses the ratio-independent technique [5] - [9] . In this technique, the error can be made independent of the capacitor ratios by sampling and integrating the input signal twice, and then interchanging the sampling and the integrating capacitors. This approach has the advantages of high resolution, simple circuit structure, and small die size. However, the dc gain of op-amps should be very high to obtain a high accuracy conversion. For example, 76 and 88 dB are required for 10-and 12-b resolution, respectively 161. Generally, to increase the resolution by 1 b, it is necessary to increase the op-amp gain by 6 dB. Nevertheless, high-gain op-amps are not easy to design. Using this algorithm, the effective finite gain of the op-amps can be almost squared and the resolution of the algorithmic A/D converters can be independent of the capacitor ratio. As compared with the conventional algorithmic A/D converters where only 8-b resolution can be achieved with 60 dB opamp gain 1.51, the proposed algorithmic A/D converter can obtain a 18-b resolution if the switch-induced error voltage can be eliminated. This has been proved both in theoretical analysis and SWITCAP simulation. Since the errors due to ratio mismatch, finite gain, and offset voltage can be reduced by using the proposed algorithm, the switch-induced error voltage becomes the dominant error source in the proposed algorithmic A/D converter. Generally, CMOS switches, or dummy MQS switches, or fully differential structures can be used to minimize the switching error. In the experimental chip, the proposed AA3 converter is designed by using smallsize dummy MQS switches, large size capacitors, and fully differential structure to minimize the switch-induced error voltage. With the reduced switching error and 60 dB op-amp gain, the fabricated algorithmic A/D converter can achieve a 14-b resolution at the sampling frequency of 10 kHz.
Section 11 describes the operational principle, accuracy consideration, and circuit implementation of the proposed algorithmic A/D converter. Section I11 describes the experimental results. Section IV gives the conclusion.
GAIN-AND RATIO-INSENSITIVE A/D CONVERTER

A. General Principle of an Algorithmic A/D Converter
The algorithmic AID converter, also known as the cyclic A/D converter, has been known and utilized in various forms [4]- [9] , [14] - [15] . A conceptual block diagram of the algorithmic A/D converter is shown in Fig. 1 , which also shows the process of binary coding for the input signal from -Vref to Vref. where Vref represents the reference voltage. It can be seen from Fig. 1 that the major circuit of the algorithmic A/D converter is an analog signal loop which contains a sampleand-hold op-amp, a multiply-by-two op-amp, a comparator, and a reference subtraction circuit.
In the implementation of the A D converter in Fig. 1 using the technology, the major error sources are: 1) capacitor mismatches; 2) finite-gain error of op-amps; 3) offset voltage of op-amps; 
4) charge injection and clock feedthrough induced by
The capacitor mismatches can be solved by the ratioindependent technique [5]- [9] . The finite-gain error of op-amps can be reduced by the gain-insensitive technique [IO] -[ 131. The offset error can be reduced by auto-zero method [ 161. Finally, the charge injection and clock feedthrough can be reduced by using dummy switches and fully differential structures.
switches. The clock phase eight is high only in the input sampling interval, which determines the polarity of the most significant bit (MSB). The clock phase b8 represents the complementary phase of the clock phase eight. The "*" symbol between two clock phases presents the logic "and" function whereas the "+" symbol presents the logic "or" function. In the step 1, the analog input V,, is sampled on C1 and CZ through the switches 8 and 8 * 1, respectively, to determine the MSB. To determine the bits other than MSB in the other cycles, the output voltage V, of the OPZ in these cycles is sampled through the switches b8 * 1 as the input signal of the next cycle. The signal in the circuit keeps iteratively recirculating until all the desired bits are determined. In this step, C, and C, are disconnected from the OPz. The bottom plates of C* and Cs are shorted to ground and the output node of the OPz, respectively. Also the offset error of OPl is memorized at the top plate of C1 and CZ. (1) where A is the dc gain of the op-amp. The offset error and finite gain error are now memorized at the input floating point of OPl and the top plates of C1 and C,.
B. The Operation Sequence of the Proposed MD Converter
In step 3, the bottom plate of C1 is shorted to the output node of the OPl and Cz is disconnected from the OP1. The output voltage of the OP1 is sampled to C3 and C5 while C,, C,, and C7 are all discharged. In this case, the output voltage of the OP1 can be derived as
( 2 )
Equations ( I ) and (2) show that the sampledheld data is capacitor-ratio independent and the effective gain is almost squared.
In step 4, the bottom plates of C5 and C, are shorted to (3
After step 7, the process step goes back to step 1 and the output voltage of the OP2 is derived as
Now the output voltage of the 0 P 2 is sampled by C1 and C2, instead of the analog input V,,, to determine the bits other than the MSB. From (6), it can be seen that the procedure of multiplication-by-two and subtraction is ratioindependent, less gain-sensitive, and offset free. The above sequence is repeated until all the desired number of bits have been obtained. Table I . The effective resolution can be as high as 18 b with the nonlinearity within &1/2 LSB when the finite gain of op-amp is 60 dB, the offset voltage is 5 to 25 mV, and the capacitor mismatch is varied from 1% to 10%. This verifies the analysis of capacitor-ratio independence and low gain sensitivity in the proposed A/D converter.
C. Accuracy Consideration
In this design, since the capacitor ratio mismatch does not cause any error effect, we focus the error analysis on the error sources of op-amps. To keep the maximum absolute error below 1/2 LSB, the maximum allowable gain ersor of op-amps can be derived from (6) as Equation (7) gives a limitation on the minimum dc gain of op-amps. From (3, it is found that to obtain lo-, 14-, and 18-b conversion, the op-amp dc gain should be greater than 36, 48, and 60 dB, respectively. In the conventional ratioindependent A/D converters [5] , [6] , 6-dB gain increase is required to increase 1-b accuracy, whereas only 3-dB gain increase is required in this design.
Similarly, the effective offset error caused by op-amps is reduced by a factor of 2/(A2 + 3A) in this design. Since the offset voltage of an op-amp is in the order of 10 mV, the offset error is very small and can be neglected.
D. Circuit Implementation
Though the operation sequence in the above description uses the single-ended structure for easy understanding, the chip implementation uses fully differential structure for commonmode noise elimination and switching noise reduction. The op-amp uses a fully differential folded-cascode structure [ 171 with an open-loop gain of 60 dB.
In this design, the fully differential structure is used to minimize the switch-induced ersor voltage. Small-size dummy-MOS switches (2 pm/l pm) and large-size capacitors (10 pF) are also used to further reduce the switching noise. Because standard techniques have been used to reduce signal-dependent charge injection [SI, the resulting error voltage is constant and signal independent. Thus, it can be treated as the offset noise and corrected by digital calibration to further improve the resolution. [6] [6] This work
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EXPERIMENTAL RESULTS
The experimental chip of the proposed algorithmic A/D converter was designed and fabricated by using 0.8 pm n-well double-poly double-metal CMOS process. The chip photograph of the fabricated A/D converter is shown in Fig. 5 .
The active chip area is about 2.1 mm * 0.8 mm. Experimental results have shown that at the sampling rate of 10 ksamplek, the prototype chips can achieve 14-b resolution. A typical plot of the measured differential nonlinearity versus the digital output codes and that of the measured integral nonlinearity are shown in Figs. 6 and 7, respectively. It can be seen that the differential nonlinearity is within k0.5 LSB, whereas the integral nonlinearity is within +l LSB at the sampling rate of 10 ksamplek.
A typical FFT plot of the fabricated A/D converter with a full-scale 0.1 kHz sinewave sampled at 10 kHz is shown in Fig. 8 . The overall signal-to-noise-and-distortion ratio (SNDR) is 82 dB. From Fig. 8 , it can be seen that the SNDR is dominated by the second harmonic distortion. The power consumption of this chip is about 50 mW. The major experimental results of the A/D converter are summarized in Table 11 . The comparison of the proposed A/D converter with the previous reported ratio-independent AD converters [ 5 ] , [6] is listed in Table 111 . It can be seen from Table I11 that the proposed A/D converter can achieve a higher resolution with lower de gains of op-amps as compared with the other two A/D converters [5] , [6] . However, the proposed A/D converter needs extra one clock cycle per bit as compared with the A/D converter in [5] .
IV. CONCLUSION
A circuit configuration for an algorithmic A/D converter has been described. It does not require ratio-matched components and is insensitive to finite dc gain and offset of op-amps. An experimental prototype chip has been designed and fabricated.
The dc gain of op-amps is 60 dB and no special layout matching method is required for on-chip linear capacitors. The measurement results have shown that differential nonlinearity and integral nonlinearity of the fabricated A/D converter is within f0.5 LSB and 311 LSB, respectively. The conversion rate is 10 kHz and the power consumption is 50 mW. To further improve the accuracy of the A/D converter, the switchinduced error voltage should be reduced. This will be done in the future.
